A DDS-PLL hybrid based fast settling wideband frequency synthesizer for frequency hopping radios

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FH-SS DDS-PLL based Frequency Synthesizer

A scheme of frequency hopping spread spectrum (FHSS) frequency synthesizer suitable for synthesis of radio-frequency (RF) carrier signal in very high frequency (VHF) band is proposed, implemented and tested. The synthesizer is based on the direct digital frequency synthesis (DDFS or DDS) and phase locked loop (PLL) with dynamic monitoring of varicap’s voltage to reduce switching time. The resul...

متن کامل

2.4GHz Fast Hopping Frequency Synthesizer

A 2.4GHz frequency synthesizer is proposed as a part of a low cost RF front end for ISM band applications. The frequency synthesizer employed a new dual loop architecture to improve the settling time, while keeping a fine frequency resolution. With a settling time of 30µs, the frequency synthesizer is able to hop at 2k hop/s with less than 10% overhead. When utilized in a digital wireless syste...

متن کامل

A wideband digital frequency synthesizer

I I I I / With the rapid advance in CMOS technology. the trend.of the VLSI then towards system-on-chip (SOC) where design methodology. cost. and turnaround time are major issues. Concepts of intellectual property (IP) are then proposed to fit for SOC designs. Based on a DFS controller IP [4]. a wideband digital frequency synthesizer (DFS) is proposed to fit in with the wireless LAN applications...

متن کامل

Switchable PLL Frequency Synthesizer andHot Carrier Effects

In this paper, a new strategy of switchable CMOS phase-locked loop frequency synthesizer is proposed to increase its tuning range. The switchable PLL which integrates two phase-locked loops with different tuning frequencies are designed and fabricated in 0.5 μm n-well CMOS process. Cadence/Spectre simulations show that the frequency range of the switchable phased-locked loop is between 320 MHz ...

متن کامل

TP 12.5: A 1.4GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture

The growing importance of wireless media for voice and data communications is driving a need for higher integration in personal communications transceivers in order to achieve lower cost, smaller form factor, and lower power dissipation [1]. One approach to this problem is to integrate the RF functionality in low-cost CMOS technology together with the baseband transceiver functions. This in tur...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Procedia Computer Science

سال: 2017

ISSN: 1877-0509

DOI: 10.1016/j.procs.2017.09.160